

1 This listing of claims will replace all prior versions, and listings, of claims
2 in the application:

3
4 Claim 1 (Original): An apparatus comprising:
5 a substrate having first and second opposite edges;
6 a plurality of memory devices disposed on the substrate;
7 a plurality of channels extending between the opposite edges, wherein each
8 of the plurality of memory devices is coupled to one of the plurality of channels;
9 and
10 electrical contacts at the opposite edges of the substrate configured to allow
11 communications through the channels via the electrical contacts.

12
13 Claim 2 (Original): An apparatus as recited in claim 1 wherein the
14 substrate has a first side and a second side, the plurality of memory devices being
15 disposed on both sides of the substrate.

16
17 Claim 3 (Original): An apparatus as recited in claim 1 wherein the
18 substrate has a first side and a second side, the plurality of channels extending
19 across both sides of the substrate.

20
21 Claim 4 (Original): An apparatus as recited in claim 1 wherein each
22 channel includes a plurality of conductors, the plurality of conductors following a
23 substantially linear path across the substrate.

1 Claim 5 (Original): An apparatus as recited in claim 1 wherein each
2 channel includes a plurality of conductors, the plurality of conductors having
3 lengths that are approximately equal.

4

5 Claim 6 (Original): An apparatus as recited in claim 1 wherein the
6 substrate has one or more surfaces and the memory devices are mounted on such
7 one or more surfaces of the substrate.

8

9 Claim 7 (Original): An apparatus comprising:
10 a first substrate having a plurality of memory devices disposed thereon and
11 a first channel portion extending across the first substrate, the first substrate
12 having opposite ends and contacts at the opposite ends to allow communications
13 through the first channel portion via the contacts at the opposite ends of the first
14 substrate;

15 a second substrate having a plurality of memory devices disposed thereon
16 and a second channel portion extending across the second substrate, the second substrate
17 having opposite ends and contacts at the opposite ends to allow communications
18 through the second channel portion via the contacts at the opposite ends of the second substrate; and

19 a first connector configured to communicatively couple the first channel
20 portion to the second channel portion through at least some of the contacts of the
21 first and second substrates, wherein the first connector engages contacts at a first
22 of the ends of the first substrate and engages contacts at a first of the ends of the
23 second substrate.

24

25

1 Claim 8 (Original): An apparatus as recited in claim 7 wherein the
2 coupling of the first channel portion to the second channel portion through the
3 connector forms a channel.

4

5 Claims 9 and 10 (Canceled)

6

7 Claim 11 (Original): An apparatus as recited in claim 7 wherein the first
8 channel portion includes a plurality of conductors following a substantially linear
9 path across the first substrate.

10

11 Claim 12 (Original): An apparatus as recited in claim 7 wherein the second
12 channel portion includes a plurality of conductors following a substantially linear
13 path across the second substrate.

14

15 Claim 13 (Original): An apparatus as recited in claim 7 wherein the first
16 channel portion includes a plurality of conductors having lengths that are
17 approximately equal.

18

19 Claim 14 (Original): An apparatus as recited in claim 7 wherein the second
20 channel portion includes a plurality of conductors having lengths that are
21 approximately equal.

22

23 Claim 15 (Original): An apparatus as recited in claim 7 further including a
24 third substrate coupled to the first connector.

25

1 **Claim 16 (Original): An apparatus as recited in claim 15 wherein the third**
2 **substrate includes a third channel portion extending across the third substrate.**

3
4 **Claim 17 (Original): An apparatus as recited in claim 15 wherein the third**
5 **substrate includes a third channel portion extending across the third substrate, the**
6 **third channel portion including a plurality of conductors following a substantially**
7 **linear path across the third substrate.**

8
9 **Claim 18 (Original): An apparatus as recited in claim 15 wherein the third**
10 **substrate includes a third channel portion extending across the third substrate, the**
11 **third channel portion including a plurality of conductors having lengths that are**
12 **approximately equal.**

13
14 **Claim 19 (Original): An apparatus as recited in claim 7 further including a**
15 **second connector that engages contacts at a second of the ends of the first**
16 **substrate and engages contacts at a second of the ends of the second substrate.**

17
18 **Claim 20 (Original): An apparatus as recited in claim 19 wherein the**
19 **second connector is coupled to a motherboard.**

20
21 **Claim 21 (Original): An apparatus comprising:**
22 **a motherboard; and**
23 **a first memory module having contacts at opposite ends thereof, a first**
24 **channel portion extending across the first memory module between the contacts;**

1 a second memory module having contacts at opposite ends thereof, a
2 second channel portion extending across the second memory module between the
3 contacts;

4 a first connector coupling the first memory module to the second memory
5 module through contacts at first ends of the first and second memory modules; and

6 a second connector that engages contacts at the second ends of the first and
7 second memory modules.

8

9 **Claim 22 (Canceled)**

10

11 **Claim 23 (Original):** An apparatus as recited in claim 21 wherein a channel
12 extends across the first memory module, the second memory module, and the first
13 connector.

14

15 **Claim 24 (Previously presented):** A method comprising:

16 arranging channel portions on a substrate such that the channel portions
17 extend between opposite edges of the substrate;

18 arranging contacts at the opposite edges of the substrate to allow
19 communication between the contacts at the opposite edges through the channel
20 portions;

21 arranging channel portion conductors such that the length of the channel
22 portion conductors between opposite edges of the substrate is approximately
23 equal; and

24 coupling together a pair of such substrates using a connector, a channel
25 extending across the pair of substrates and the connector.

1
2 **Claim 25 (Original): A method as recited in claim 24 further including**
3 **propagating signals through the channel.**

4
5 **Claim 26 (Original): A method as recited in claim 24 further including**
6 **arranging a plurality of memory devices on the substrate such that each memory**
7 **device is coupled to a channel portion.**

8
9 **Claim 27 (Original): A method as recited in claim 26 further including**
10 **propagating signals through the channel portions to perform memory operations.**

11
12 **Claim 28 (Original): A method as recited in claim 24 wherein each channel**
13 **portion includes a plurality of conductors, each of the conductors having**
14 **approximately equal lengths along the entire length of the channel portion.**

15
16 **Claim 29 (Original): A method as recited in claim 24 wherein each channel**
17 **portion includes a plurality of conductors following a substantially linear path**
18 **across the substrate.**

19
20 **Claim 30 (Original): A method as recited in claim 24 wherein channel**
21 **portions are arranged on both sides of the substrate.**

22
23 **Claim 31 (Previously presented): A memory system comprising:**
24 **first and second memory modules;**

1 each of the first and second memory modules having contacts at first and
2 second opposite ends thereof and having one or more communication channel
3 portions extending between the contacts;

4 each of the first and second memory modules having a surface and one or
5 more memory devices mounted to the surface, the one or more memory devices
6 being communicatively coupled to the one or more communication channel
7 portions;

8 one or more board connectors that engage the contacts at the first ends of
9 the first and second memory modules to allow communications through the one or
10 more communication channel portions of the memory modules;

11 a coupling that engages the contacts at the second ends of the first and
12 second memory modules, the coupling being configured to communicatively
13 couple the one or more channel portions of the first and second memory modules
14 and to thereby form one or more communication channels that each comprise at
15 least one of the communication channel portions of the first memory module and
16 at least one of the communication channel portions of the second memory module.

17
18 Claim 32 (Previously presented): A memory system as recited in claim 31,
19 wherein the communication channel portions comprises a plurality of conductors
20 following substantially linear paths across the respective memory modules.

21
22 Claim 33 (Previously presented): A memory system as recited in claim 31,
23 wherein each communication channel portion comprises a plurality of conductors
24 having lengths that are approximately equal.

1 **Claim 34 (Previously presented): A memory module comprising:**
2 a substrate having opposite ends and at least one surface;
3 contacts at the opposite ends of the substrate;
4 one or more memory devices mounted to the surface of the substrate; and
5 one or more communication channel portions extending across the module
6 between the contacts, the one or more communication channel portions being
7 configured to allow communications through the contacts with the one or more
8 memory devices.

9
10 **Claim 35 (Previously presented): A memory module as recited in claim 34,**
11 wherein the substrate has opposing surfaces, and the one or more memory devices
12 comprise at least one memory device mounted on each of the opposing surfaces of
13 the substrate.

14
15 **Claim 36 (Previously presented): A memory module as recited in claim 34,**
16 wherein the substrate has opposing surfaces, and the one or more communication
17 channel portions comprise at least one communication channel portion extending
18 across each of the opposing surfaces of the substrate.

19
20 **Claim 37 (Previously presented): A memory module as recited in claim 34,**
21 wherein each communication channel portion comprises a plurality of conductors
22 that follow a substantially linear path across the substrate.

23

24

25

1 Claim 38 (Previously presented): A memory module as recited in claim 34,
2 wherein each communication channel portion comprises a plurality of conductors
3 having lengths that are approximately equal.

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25